mirror of
				https://github.com/Klipper3d/klipper.git
				synced 2025-10-31 02:15:52 +01:00 
			
		
		
		
	This is in preparation for merging the sam3 and sam4 code. Signed-off-by: Kevin O'Connor <kevin@koconnor.net>
		
			
				
	
	
		
			59 lines
		
	
	
		
			4.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			59 lines
		
	
	
		
			4.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* ---------------------------------------------------------------------------- */
 | |
| /*                  Atmel Microcontroller Software Support                      */
 | |
| /*                       SAM Software Package License                           */
 | |
| /* ---------------------------------------------------------------------------- */
 | |
| /* Copyright (c) %copyright_year%, Atmel Corporation                                        */
 | |
| /*                                                                              */
 | |
| /* All rights reserved.                                                         */
 | |
| /*                                                                              */
 | |
| /* Redistribution and use in source and binary forms, with or without           */
 | |
| /* modification, are permitted provided that the following condition is met:    */
 | |
| /*                                                                              */
 | |
| /* - Redistributions of source code must retain the above copyright notice,     */
 | |
| /* this list of conditions and the disclaimer below.                            */
 | |
| /*                                                                              */
 | |
| /* Atmel's name may not be used to endorse or promote products derived from     */
 | |
| /* this software without specific prior written permission.                     */
 | |
| /*                                                                              */
 | |
| /* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR   */
 | |
| /* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
 | |
| /* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */
 | |
| /* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */
 | |
| /* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
 | |
| /* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */
 | |
| /* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */
 | |
| /* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */
 | |
| /* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
 | |
| /* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */
 | |
| /* ---------------------------------------------------------------------------- */
 | |
| 
 | |
| #ifndef _SAM4E_CMCC_INSTANCE_
 | |
| #define _SAM4E_CMCC_INSTANCE_
 | |
| 
 | |
| /* ========== Register definition for CMCC peripheral ========== */
 | |
| #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
 | |
| #define REG_CMCC_TYPE            (0x400C4000U) /**< \brief (CMCC) Cache Type Register */
 | |
| #define REG_CMCC_CFG             (0x400C4004U) /**< \brief (CMCC) Cache Configuration Register */
 | |
| #define REG_CMCC_CTRL            (0x400C4008U) /**< \brief (CMCC) Cache Control Register */
 | |
| #define REG_CMCC_SR              (0x400C400CU) /**< \brief (CMCC) Cache Status Register */
 | |
| #define REG_CMCC_MAINT0          (0x400C4020U) /**< \brief (CMCC) Cache Maintenance Register 0 */
 | |
| #define REG_CMCC_MAINT1          (0x400C4024U) /**< \brief (CMCC) Cache Maintenance Register 1 */
 | |
| #define REG_CMCC_MCFG            (0x400C4028U) /**< \brief (CMCC) Cache Monitor Configuration Register */
 | |
| #define REG_CMCC_MEN             (0x400C402CU) /**< \brief (CMCC) Cache Monitor Enable Register */
 | |
| #define REG_CMCC_MCTRL           (0x400C4030U) /**< \brief (CMCC) Cache Monitor Control Register */
 | |
| #define REG_CMCC_MSR             (0x400C4034U) /**< \brief (CMCC) Cache Monitor Status Register */
 | |
| #else
 | |
| #define REG_CMCC_TYPE   (*(RoReg*)0x400C4000U) /**< \brief (CMCC) Cache Type Register */
 | |
| #define REG_CMCC_CFG    (*(RwReg*)0x400C4004U) /**< \brief (CMCC) Cache Configuration Register */
 | |
| #define REG_CMCC_CTRL   (*(WoReg*)0x400C4008U) /**< \brief (CMCC) Cache Control Register */
 | |
| #define REG_CMCC_SR     (*(RoReg*)0x400C400CU) /**< \brief (CMCC) Cache Status Register */
 | |
| #define REG_CMCC_MAINT0 (*(WoReg*)0x400C4020U) /**< \brief (CMCC) Cache Maintenance Register 0 */
 | |
| #define REG_CMCC_MAINT1 (*(WoReg*)0x400C4024U) /**< \brief (CMCC) Cache Maintenance Register 1 */
 | |
| #define REG_CMCC_MCFG   (*(RwReg*)0x400C4028U) /**< \brief (CMCC) Cache Monitor Configuration Register */
 | |
| #define REG_CMCC_MEN    (*(RwReg*)0x400C402CU) /**< \brief (CMCC) Cache Monitor Enable Register */
 | |
| #define REG_CMCC_MCTRL  (*(WoReg*)0x400C4030U) /**< \brief (CMCC) Cache Monitor Control Register */
 | |
| #define REG_CMCC_MSR    (*(RoReg*)0x400C4034U) /**< \brief (CMCC) Cache Monitor Status Register */
 | |
| #endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
 | |
| 
 | |
| #endif /* _SAM4E_CMCC_INSTANCE_ */
 |